NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

2006 MAPLD International Conference

Ronald Reagan Building and International Trade Center
with a session at the Smithsonian National Air and Space Museum

Washington, D.C.

September 26-28, 2006

Session A. Applications: Military & Aerospace I

Tuesday, September 26, 2006

Dr. Tanya Vladimirova, University of SurreyHans TiggelerKevin Hames
Session Chairs:
Tanya Vladimirova, University of Surrey
Hans Tiggeler, Honorary MAPLD Chair
Kevin Hames, NASA Johnson Space Center

9:00 AM "Welcome to MAPLD"
Richard B. Katz, NASA Office of Logic Design
9:10 AM  

Welcome and Opening Remarks

Chris Scolese, NASA Chief Engineer

9:35 AM   Submission 139
“Implementing Space Shuttle Data Processing System Concepts in Programmable Logic Devices”
Roscoe C. Ferguson, Robert Tate, and Hiram C. Thompson
United Space Alliance
Abstract: 139_ferguson_a.html
10:00 AM   Submission 220
"FPGA-Based Laser Beam Steering System"
Brian L. Snyder
Goodrich Corporation Advanced Sensors Technical Center
Abstract: 220_snyder_a.html
10:25 AM BREAK
10:50 AM   Submission 260
"Intelligent and Distributed Reconfigurable System-on-Chip Sensor Networks for Space Applications --- An Introduction to ESPACENET"
T.Vladimirova1, X.Wu1, C.P.Bridges1, T.Arslan2, N.Haridas2, E.Yang2, A.T.Erdogan2, N.Barton2, A.J.Walton2, J.S.Thompson2, A.Stoica2, 3, K.D.McDonald-Maier4, and
W.G.J. Howells5
1University of Surrey
2University of Edinburgh
3NASA-Jet Propulsion Laboratory
4University of Essex
5University of Kent
Abstract: 260_vladimirova_a.html
11:15 AM   Submission 133
“From SpaceWire to SpaceFibre”
Martin Suess

Abstract: 133_suess_a.html
11:40 AM   Submission 114
"Performance Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System"
Jason L. Ives, Rusty O. Baldwin, Barry E. Mullins, and Richard A. Raines
Air Force Institute of Technology
Abstract: 114_ives_a.html
12:05 PM   Submission 189
"EMD: An Enhanced Min-Delay Calculation for a Reliable Timing Analysis with Actel FPGAs"
Nizar Abdallah, Denis Hommais, and Amal Zerrouki
Actel Corporation
Abstract: 189_abdallah_a.html
12:30 - 2:00 PM   LUNCH

2006 MAPLD International Conference Home Page

Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Web Grunt: Richard Katz