NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

MAPLUG Frequently Asked Questions

Can I use regular buffers to form clock trees in FPGAs?

                        ActelClockTree.htm

Are programmable devices instantly function on power up?   Are there startup considerations?

                        StartupNote.pdf

How do i configure design for the A1020, 2.0 um devices?

                        Setting Designer to A1020 Device Type.htm

What are the commercial equvalents to the Actel RH/RT parts?

    ActelCommercialEquivalents.htm

Which versions of Actel software can program the .def and .fus file formats and how do I convert files to the .afm file format for new versions of the software?

    Programming with Old Actel Databases.htm

Converting Designer 3.0 and 3.1 databases to the new database format.

Converting Objectstore Databases.htm

What versions of Actel databases are compatible across different platforms?

ActelDatabaseCompatibility.htm

How do I program different Actel die revisions?

Actel_Programming_Notice_Revisions.html

Home - NASA Office of Logic Design
Last Revised: June 19, 2003
Digital Engineering Institute
Web Grunt: Richard Katz