Designer Advantage R1-2000
Version: 4.0.3.5
File Name: H:\Designs\TDSX32CQ256\TDSXCQFP256.adb
Design Name: tdact3sxcq Design State: layout
Family: 54SX Die: RT54SX32 Package: 256 CQFP
Speed: STD Voltage: 3.3
Restrict JTAG Pins: YES
Restrict Probe Pins: YES
Restrict JTAG Programming Pins: UNSET
Junction Temperature Range: MIL
Voltage Range: MIL
Netlist File Name: F:/Designs/TDSX32CQ256/tdact3sxcq.edn
Fuse File: N/A
Fuse Checksum: UNSET
Pin Checksum: c630693b_1b360cdf
Silicon Signature: UNSET
SEQUENTIAL Used: 1042 Total: 1080
(96.48%)
COMB Used: 1777 Total: 1800
(98.72%)
LOGIC Used: 2819 Total: 2880
(97.88%) (seq+comb)
IO Used: 90
Total: 221
CLOCK Used: 1
Total: 2
HCLOCK Used: 1 Total:
1
There were 0 error(s) and 5 warning(s) in this design.
Home
Last Revised: January 09, 2002
Digital Engineering Institute
Web Grunt: Richard Katz