PROGRAMMABLE TECHNOLOGIES WEB SITE

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

TEST, BNL, August 2000

 

Update: September 15, 2000.

Test silicon for K-Latch.  Derived from the 0.25 um SX-A, it was run with nominal supply voltages, 5.0/2.5/2.5. It used the the TMRSX32_Pattern logical pattern.  Here's some schematics showing how the important part of the DUT is designed.  TMRSX32_Logic.ppt

Since the package was a CQFP256, the device was mounted in a standard Yamaichi socket and was "upside down." We cut a hole in the board and socket. It worked well, we were able to get to 57 degrees tilt (in the long direction of the die) before we had an issue with shadowing.

Previous testing of this device by another RK showed poor SEU performance and the difference in results will be worked out in the next few weeks.

Since the K-Latch uses redundant structures, the angle of rotation can be critical to making an accurate measurement. This includes not only the magnitude of the angle and the range of the ion, but also the direction of the rotation. We did not have a map of how the redundant K-Latch circuits are implemented and will need this for the next evaluation. We only tested rotating in one direction; the trade was blindly doing two directions vs.getting data on a second part to confirm the results from the first part.  The testing of a second unit was selected to try and get some results verified, since they differed significantly from what we expected.

 

   ++++++++++++++++++++++++++++++++++++++
   +                                    +
   +               DIE                  +
   +                                    +
   +                                    +
   ++++++++++++++++++++++++++++++++++++++
   ^                 ^
   |                  |
   PIN 1             |
                     |
                     |
                     |
                     |

               axis of rotation

SEEDutCard.gif (1614112 bytes)


For the first unit, we explored a two dimensional matrix of parameters. Angles selected were normal, 30, 45, and 57 degrees. For each angle, DUT clock frequencies were 500 Hz, 500 kHz, and 5 MHz. The second unit used a fixed clock frequency of 500 kHz.

The range of ions and angles along with the number of directions of angular tilt are considered limitations of this test.

For both of these K-Latch test parts, there were very few upsets in any of the shift register strings.

The current wasn't always nice and flat during the run. This needs more looking into during the next evaluation.

252.5 MeV Bromine ions were used for all runs.

Update 9/15/2000: Apparently the TRST* pin was not enabled for the JTAG interface as a result of improper programming.  A "penalty run" will be needed to verity that the TRST* pin is implemented correctly.  This is currently being planned.

BNL
Run #

Range
(um)

LET

 Tilt  

Time
(sec)

Flux

Fluence
x 106

Frequency
(MHz)

 1_Err DOC DOVH DOS DOH 0_ERR Data File   Notes
11   33.1   37.9   0  149.1   5.0E+04 5.0 500 kHz 0 0 0 0 0 0 LAN3410B1.PLT   "Clean run until runaway, 2.5V current -> 0"
12   33.1   37.9   0   187.7   5.3E+04 10.0 500 kHz 0 1 0 1 0 0 LAN3410B2.PLT    
13   33.1   37.9   0   209.1   4.8E+04 10.0   5 MHz 0 1 0 0 0 0 LAN3410B3.PLT    
14   33.1   37.9   0   210.1   4.8E+04 10.0 500 Hz 0 0 0 0 0 0 LAN3410B4.PLT    
15   28.6   43.8   30   8.1   3.9E+04 0.32 500 kHz             LAN3410B5.PLT Immediate JTAG?
16   28.6   43.8   30   3.4   4.1E+04 0.14   N/A               LAN3410B6.PLT Cockpit Error
17   28.6   43.8   30   255   3.9E+04 10.0 500 kHz 0 1 0 1 0 0 LAN3410B7.PLT    
18   28.6   43.8   30   295.6   3.4E+04 10.0 500 Hz 0 0 0 0 0 0 LAN3410B8.PLT    
19   28.6   43.8   30   283.6   3.5E+04 10.0   5 MHz 1 0 0 1 0 0 LAN3410B9.PLT    
20   23.4   53.6   45   351.9   2.7E+04 9.4 500 kHz 0 0 0 0 0 0 LAN3410B10.PLT    
21   23.4   53.6   45   422.1   2.4E+04 10.0   5 MHz 0 3 0 1 0 0 LAN3410B11.PLT    
22   23.4   53.6   45   205.3   2.1E+04 4.4 500 Hz 0 0 0 0 0 0 LAN3410B12.PLT   Runaway at ! 13%
23   23.4   53.6   45   88.2   2.1E+04 1.8 500 Hz 0 0 0 0 0 0 LAN3410B13.PLT   Runaway at ~ 15%
24   18   69.6   57   412.6   9.4E+03 3.9 500 kHz 0 0 0 0 0 0 LAN3410B14.PLT   Runaway at ~ 35%
25   18   69.6   57   226.5   6.1E+03 1.4 500 Hz 0 0 0 0 0 0 LAN3410B15.PLT   Runaway at ~ 13%
26   18   69.6   57   86.1   1.5E+03 0.13   5 MHz             LAN3410B16.PLT   No Beam.
27   18   69.6   57   426.6   4.8E+03 2.0   5 MHz 0 0 0 0 0 0 LAN3410B17.PLT   "Stopped @ 20%, low flux"
                                
                                
28   33.1   37.9   0   312.5   2.7E+03 0.85 500 kHz 0 0 0 0 0 0 LAN3411B1.PLT   Lost beam @ ~9%.
29   33.1   37.9   0   65.3   2.0E+04 1.3 500 kHz 0 0 0 0 0 0 LAN3411B2.PLT   Runaway at ~10%
30   33.1   37.9   0   596.3   1.7E+04 10.0 500 kHz 0 0 0 1 0 0 LAN3411B3.PLT    
31   18   69.6   57   880.3   6.8E+03 6.0 500 kHz 0 0 0 0 0 0 LAN3411B4.PLT   "Finished 60% of run, out of time."

Home
Last Revised: January 09, 2002
Digital Engineering Institute
Web Grunt: Richard Katz