NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.


Timing Derating Factors


Act 1 - A1020 (2.0 µm)
"ACT™ 1 Military Field Programmable Gate Arrays (Preliminary)," ACT™ Family Field Programmable Gate Array Databook, April, 1990, p. 1-35

Overall Derating
Note: "Best-case" reflects maximum operating voltage, minimum operating temperature, and best-case processing.  "Worst-case" reflects minimum operating voltage, maximum operating temperature, and worst-case processing.   Best-case derating is based on sample data only and is not guaranteed.

Factor ( x typical)

Best-case 0.40
Worst-case 1.38

Voltage Derating: 14%/V


Factor ( linear)

4.5V 1.07
5.0V 1.00
5.5V 0.93

Temperature Derating: 0.26%/°C
Based on junction temperature

Factor ( linear)

-55 °C 0.78
+25 °C 1.00
+125 °C 1.24

Act 1 - A1020A (1.2 µm)
"ACT™ 1 and Act 2 Military Field Programmable Gate Arrays" ACT™ Family Field Programmable Gate Array Databook, April, 1992, p. 1-141

Overall Derating
Note: "Best-case" reflects maximum operating voltage, minimum operating temperature, and best-case processing.  "Worst-case" reflects minimum operating voltage, maximum operating temperature, and worst-case processing.   Best-case derating is based on sample data only and is not guaranteed.

Factor ( x typical)

STD Best-case 0.37
Worst-case 1.79
-1 Best-case 0.37
Worst-case 1.49

Voltage Derating: 14%/V


Factor ( linear)

4.5V 1.07
5.0V 1.00
5.5V 0.93

Temperature Derating: 0.26%/°C
Based on junction temperature

Factor ( linear)

-55 °C 0.78
+25 °C 1.00
+125 °C 1.24

Act 2 - A1280 (1.2 µm)
"ACT™ 1 and Act 2 Military Field Programmable Gate Arrays" ACT™ Family Field Programmable Gate Array Databook, April, 1992, p. 1-141

Overall Derating
Note: "Best-case" reflects maximum operating voltage, minimum operating temperature, and best-case processing.  "Worst-case" reflects minimum operating voltage, maximum operating temperature, and worst-case processing.   Best-case derating is based on sample data only and is not guaranteed.

Factor ( x typical)

STD Best-case 0.35
Worst-case 1.60

Voltage Derating: 14%/V


Factor ( linear)

4.5V 1.07
5.0V 1.00
5.5V 0.93

Temperature Derating: 0.26%/°C
Based on junction temperature

Factor ( linear)

-55 °C 0.78
+25 °C 1.00
+125 °C 1.24

RH1020 (1.0 µm)

Some measured data on RT1020's (w/ RH1020 die inside).

200 buffers

Static Timing Analysis

25 °C, +5V

Min = 395 ns
Typ = 983
Max = 1037

Sample Data

rh1020.jpg (23598 bytes)   1.7 to 5.5V

rh1020_zoom.jpg (22608 bytes)   3.0 to 5.5V

rh1020_zoom_zoom.jpg (19598 bytes)   4.5 to 5.5V

Change (%) of tPD vs. Change in Voltage
Note: Double the numbers to get delta tPD/volt

Voltage tPLH tPHL
4.5V 9.1 5.8
5.0V  
5.5V 6.8 4.3

Home - NASA Office of Logic Design
Last Revised: November 01, 2003
Digital Engineering Institute
Web Grunt: Richard Katz
NACA Seal