Combined Effects of VHDL

Hidden design details

+ Non-WYSIWYG nature

+ Bad design practices

• Designer can lose control of design

i.e., the designer loses understanding of what is in the design, then adds erroneous circuitry until simulation looks right

Previous slide

Next slide

Back to first slide

View graphic version