VHDL and Bad Design Practices

• VHDL and FPGAs combine to allow designers to treat design as software

  • Especially for Xilinx FPGAs, for which there is no reprogramming penalty

• Rather than designing by analysis, designers simply “try” design concepts

Previous slide

Next slide

Back to first slide

View graphic version