VHDL is not WYSIWYG
Signals intended to be combinational can end up being sequential, and vice versa
Sequential circuits can have unexpected, undesirable SEU behavior
- Paper: “Logic Design Pathology and Space Flight Electronics”, R. Katz, R. Barto, K. Erickson, MAPLD 2000
The designer gives up some control over the design to unvalidated software