What VHDL Adds to the Review Process
Probably, an awful lot more work!!
VHDL has serious problems:
- It hides design details
- It is not WYSIWYG: What you see (as your design concept in VHDL) may not be what you get (as an output of the synthesizer)
- Coupled with FPGAs, it encourages bad design practices