NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

Igor Kleyner CV

EDUCATION:

• B.S.E.E. 1988 Polytechnic University, St. Petersburg, Russia.
• M.S.E.E. 1989 Polytechnic University, St. Petersburg, Russia

RESEARCH INTERESTS:

Application of HDL's to high-reliability electronics; integration of HLLs, HDLs, IP, and test vector generation to hardware design; design and test of radiation-hardened electronics; space-flight instrument design and test.

EXPERIENCE:

• 2005-     Electrical Engineer, NASA
• 1999-05 Electrical Engineer, Orbital Sciences Corp. (NASA/GSFC Contractor).
• 1996-99 Electrical Engineer, Jackson and Tull (NASA/GSFC Contractor).
• 1995-96 Electrical Engineer, CTA, Inc. (NASA/GSFC Contractor).
• 1992-95 Electrical Engineer, Lockheed-Martin (NASA/GSFC Contractor).
• 1990-92 Assistant Electrical Engineer, University Research Foundation (NASA/GSFC Contractor).

PRESENTATION/PAPERS:

• Total dose and dose-rate effects on start-up current in antifuse FPGA, RADECS ’99.
• Reconfigurable, System-on-Chip, High-Speed Data Processing and Data Handling Electronics, Mil/Aero Applications of Programmable Logic Devices International Conference, 1999.
• Sub-microan FPGA/ASIC Evalution and SEE Issues, Single Event Effects Symposium, 1998
• The Effects of Architecture and Process on the Hardness of Programmable Technologies, IEEE Transactions on Nuclear Science, 1999.
• Total dose and SEE of Metal-to-Metal Antifuse FPGA, Mil/Aero Applications of Programmable Logic Devices International Conference, 1999.
• 0.25 UM Flash Memory Based FPGA for Space Applications, Mil/Aero Applications of Programmable Logic Devices International Conference, 1999.

KEY ACCOMPLISHMENTS/PROJECTS:

• Design of focal plane array/electronics simulator for the IRAC/SIRTF mission. Real-time diagnostic software to monitor system hardware performance.
• Design of automated test system for the Hydrostar radiometer advanced prototype. Tested and upgraded high-speed digital signal processing electronics (correllators and finite impulse response (FIR) filters).
• Design and test for NASA GSFC Director's Discretionary Fund (IR&D) projects. Design and test support for investigations into radiation-hardened antifuses, advanced FPGA technologies, and System-on-Chip (SoC) design environments that successfully integrated high-level software languages, a hardware description language (VHDL), intellectual property (IP), test vector generation software, and a simulation environment.
• FPGA radiation effects test software development and testing (total dose and single event effects).
• Upgraded design of flight hardware and test software for the Small Explorer (SMEX) TRACE and WIRE Power Electronics. Revised test procedures and conducted tests.
• Designed digital and analog hardware and designed and wrote object-oriented test/application software; developed automated test station for the flight hardware; wrote test procedures; conducted tests and troubleshot flight electronics at the board, box, and subsystem levels; supported spacecraft level integration and environmental tests.
• Supported various solar particle experiments on the ISTP Polar and WIND spacecraft. Design of application software for Spacecraft Instrument Calibration Facility and various test fixtures.

Home - NASA Office of Logic Design
Last Revised: April 03, 2005
Digital Engineering Institute
Web Grunt: Richard Katz