



celis semiconductor

Non Volatile Memory Technology Symposium
7 - 8 November 2001
San Diego, California


Future Development of Dense Ferroelectric Memories for Space Applications


Stephen C. Philpy and Gary F. Derbenwick,
Celis Semiconductor Corporation
5475 Mark Dabling Blvd., Suite 102
Colorado Springs, Colorado 80918



celis semiconductor

The Ideal Non-volatile Memory!





FERROELECTRIC MEMORY COMMERCIALIZATION

COMPANY

PRODUCTS

Fujitsu

Embedded 64k-bit ferroelectric memory

Matsushita


1k-bit embedded ferroelectric
memory in RFID chip

Ramtron

4k-bit FRAM®, 16k-bit FRAM®,
64k-bit FRAM®, 256k-bit FRAM®

Rohm

16k-bit ferroelectric memory



OTHER FERROELECTRIC DEVELOPMENT ACTIVITIES

COMPANY

ACTIVITY

Hitachi

R&D

Hughes/Raytheon

R&D flip-chip Fe capacitor stack

Hynix

Prototype 64k to 1M-bit FeRAM Development

Infineon/Toshiba

Stacked 1T/1C 8M-bit and 64M-bit FeRAMs

Mitsubishi

R&D

NEC

Prototype embedded FeRAM

OKI

R&D

Samsung

4M-bit FeRAM R&D

Seiko-Epson

R&D

Sharp

High density FeRAM R&D

Sony


R&D 1T

STMicroelectronics

R&D consortium with IMEC


Texas Instruments

R&D embedded FeRAM at 0.18 / 0.13 micron



HIGH DENSITY FeRAM COMMERCIALIZATION ISSUES

- PZT – Focus is on high temperature retention instead of stacked memory cell development
 - Special electrodes/dopants needed for $>10^9$ endurance
- SBT – High temperature ferroelectric phase formation / process integration
 - Oxidation of poly plug / barrier metal
- Large Cell Size
 - Offset memory cell (Fe capacitor over field oxide)
 - 2T/2C (sense amplifier reference for 1T/1C is difficult)
- Contamination (Fe layer must be sealed)
- Technology generation is not advanced
- Funding level (total FeRAM=\$500M vs. latest DRAM generation=\$10B)



COMMERCIAL FeRAM RADIATION TOLERANCE

<u>Device/Manufacturer</u>	<u>Test Facility</u>	<u>Results*</u>
FM1608/Fujitsu (64k-bit, PZT)	Brookhaven-Heavy Ion	Indeterminate threshold, latchup at 18.7 MeV-cm ² /mg
FM1608/Ramtron (64k-bit, PZT)	Brookhaven-Heavy Ion	Latchup at 22.9 to 37.4 MeV-cm ² /mg
HY8064/Hynix (64k-bit, SBT)	JPL-TID	Failure at 25 krad (Si)
FM1608/Ramtron (64k-bit, PZT)	NASA GSFC-TID	Indeterminate threshold, failure observed at 63 krad (less than 63 krad was not tried)


* See results at: <http://klabs.org/memories.htm>



celis semiconductor

SOLUTIONS FOR HIGH DENSITY RAD-HARD FeRAM

- Three short term solutions
- Two long term solutions




SHORT TERM SOLUTIONS for HIGH DENSITY (≥ 16 M-bit) RAD-TOLERANT FeRAM

- U.S. rad-hard wafer processing (6-inch wafers) w/split process and stacked thinned-die packaging (0.5 micron, 3 to 5V PZT) (1 to 2 Mrads)
- UTMC CRH wafer processing (8-inch wafers) w/split process and stacked thinned-die packaging (0.35 micron, 3V SBT) (~300 krads)
- UTMC B²JT transistor design w/split process (8-inch wafers) and Multi-Chip (4 die) Module packaging (0.25 micron, 3V SBT) (3 to 5 Mrads)




celis semiconductor

SHORT TERM SOLUTIONS (SPLIT PROCESS)



FERROELECTRIC FAB
(Ferroelectric Module)




RAD-HARD FAB
(Radiation-Hardened CMOS)




celis semiconductor

UTMC CRH PROCESS







Standard N-Channel Transistor




B²JT N-Channel Transistor





SUGGESTED SHORT TERM SOLUTION

- Split Process (6-inch wafers)
 - Rad-Hard (underlayer) U.S. foundry (1 to 2 Mrad transistors)
(no fabs committed yet)
 - Fe/finishing foundry (Fujitsu - 0.5 micron)
(in discussions)
- SEU Tolerant FeRAM Design
 - 1M to 2M-bit, double-level-metal design (3 to 5V PZT)
(using reliable Fujitsu 64k-bit core design, >3yr history)
 - 2T/2C Offset Fe Memory Cell
- Stacked Thinned-Die Packaging (e.g. neo-stacking)
(Achieve 16M-bit and Greater Densities)
- ~1 Year Development Time



LONG TERM SOLUTIONS for HIGH DENSITY (≥ 16 M-bit) RAD-TOLERANT FeRAM

- 1T FeRAM fabricated at rad-hard U.S. ferroelectric fab (≤ 0.18 micron)
- 1T/1C FeRAM (w/stacked cell) fabricated at rad-hard U.S. ferroelectric fab (≤ 0.18 micron)

1T Ferroelectric Memory

- Small ($\sim 5 \text{ F}^2$) ferroelectric FET memory cell
- Non-Destructive Read Out
- Uses breakthrough ferroelectric that integrates well
- Capable of radiation-hardened ($>1 \text{ Mrad}$) design
- Low programming voltage (1 to 3 V)
- Low power consumption
- High endurance, fast read/write access


➔ Federal Matching Funding Awarded for R&D (NIST/ATP)



celis semiconductor

1T Ferroelectric Transistor Cell

Ferroelectric Gate Dielectric






celis semiconductor

Typical Feature Sizes of Memory Cells Compared to 1T FeRAM Cell

<u>Memory Cell Type</u>	<u>Cell Size (F²)</u>
SRAM	50 to 100
DRAM	7 to 12
Flash	5 to 12
DRO FeRAM (1T/1C)	25 to 75
NDRO FeRAM (1T)	5 to 6 (target)



COVA / Celis NIST/ATP 1T Memory Development Plan

YEAR

MAJOR PROJECT TASKS

Oct 2001-Sep 2002


- Materials and Process Development
- Cell Design / Layout, Modeling
- Define and Design Test Chip

Oct 2002-Sep 2003

- Materials and Process Development (continued)
- Array Circuit Simulations
- Fabricate Test Chips
- Design 1T FeRAM

Oct 2003-Sep 2004

- Fabricate, Test and Characterize 1T FeRAM



CONCLUSIONS

(HIGH DENSITY RAD-HARD FeRAM)

- **FeRAMs with rad-hard CMOS are well suited for radiation-hardened applications**
- **Split process short term solution**
 - **Stacked-die packaging**
- **Long term solutions**
 - **1T**
 - **1T/1C (Stacked cell)**
- **Celis is active in making both short term and long term solutions possible**
- **Funding is needed to develop short term rad-hard FeRAM**