

LA-UR-99-4943

*Approved for public release;  
distribution is unlimited.*

---

*Title:*     **Radiation Test Results of the *Virtex* FPGA  
and ZBT SRAM for Space Reconfigurable Computing**

*Author(s):*     **Earl Fuller<sup>2</sup>, Phil Blain<sup>1</sup>, Michael Caffrey<sup>1</sup>, Carl Carmichael<sup>3</sup>  
Anthony Salazar<sup>1</sup>**

*Submitted to:*     1999 Military & Aerospace Applications of Programmable Logic  
Devices (MAPLD), Laurel MD

<sup>1</sup> Los Alamos National Laboratory

<sup>2</sup> Novus Technologies, Inc.

<sup>3</sup> Xilinx, Inc.

Los Alamos National Laboratory, an affirmative action/equal opportunity employer, is operated by the University of California for the U.S. Department of Energy under contract W-7405-ENG-36. By acceptance of this article, the publisher recognizes that the U.S. Government retains a nonexclusive, royalty-free license to publish or reproduce the published form of this contribution, or to allow others to do so, for U.S. Government purposes. Los Alamos National Laboratory requests that the publisher identify this article as work performed under the auspices of the U.S. Department of Energy. Los Alamos National Laboratory strongly supports academic freedom and a researcher's right to publish; as an institution, however, the Laboratory does not endorse the viewpoint of a publication or guarantee its technical correctness.

FORM 836 (10/96)

# 1999 MAPLD Conference

---

## Radiation Test Results of the *Virtex* FPGA and ZBT SRAM for Space Reconfigurable Computing

Earl Fuller<sup>2</sup>, Phil Blain<sup>1</sup>, Michael Caffrey<sup>1</sup>, Carl Carmichael<sup>3</sup>  
Anthony Salazar<sup>1</sup>

<sup>1</sup> Los Alamos National Laboratory

<sup>2</sup> Novus Technologies, Inc.

<sup>3</sup> Xilinx, Inc.



This work performed at Los Alamos National Laboratory is supported by  
the U.S. Department of Energy

# Overview

---

- **Motivations**
- **Candidate Technologies**
- **Radiation Testing and Results**
- **SEU Mitigation Plans**
- **Thermal Considerations**
- **Summary**

# Motivations for Reconfigurable Computing

---

- **High density / high performance system on a chip capability on orbit**
- **On orbit reconfiguration / application evolution**
- **Digital signal & image processing in real time of remote sensing data**
  - **Assumption: Occasional loss of data is a tolerable trade for increased processing capability**

## Candidate Technologies

---

- **Focus on refinement of state-of-the-art COTS to tolerate the space environment**
  - **Xilinx SRAM based FPGA**
  - **Micron, IDT, or Motorola Synchronous SRAM**
- **Utilize Non-Volatile, Rad-tolerant Controller**
- **Assure total dose tolerance and latch-up immunity through proper selection of foundry**
- **Characterize SEU in order to develop mitigation strategy**
- **Emphasize thermal management for packaging reliability**


## *Virtex* FPGA from Xilinx

---

- **System gates range from 50,000 to 1,000,000**
- **Xilinx measured total dose tolerance greater than 50krads(Si)**
- **XQVR300 used for SEE Characterization**
- **Architecture:**

		<u><b>XQVR300 bits</b></u>
• <b>Array of Configuration Logic Blocks</b>	<b>CLBs</b>	<b>6,144</b>
• <b>Programmable I/O Blocks</b>	<b>IOBs</b>	<b>948</b>
• <b>Look up tables</b>	<b>LUTs</b>	<b>98,304</b>
• <b>Block SRAM</b>	<b>BRAM</b>	<b>65,536</b>
• <b>Delay lock loops</b>	<b>DLLs</b>	
• <b>Configuration / Interconnection by routing bits</b>		<b>1,579,860</b>
• <b>Equivalent system gates</b>		<b>322,970</b>
- **Technology is SRAM based, 0.22 $\mu$  CMOS on epi with 5 metal layers**

## FPGA Test Fixture: Xilinx AFX





- On/Off board power supply
- Configuration & readback in concert with PC controller
- Set/read all IO
- Multiple package support
- Developed by Xilinx

# Test Strategy

---

- **SEL**
  - **External current monitor**
  - **Reconfigure to investigate contention vs. latch-up**
  
- **Static SEU**
  - **Configure and readback all bits via serial scan**
  - **Measure upset sensitivity of bit types**
  - **Monitor current**
  
- **Dynamic SEU**
  - **Create different designs to highlight blocks of technology**
  - **Vary frequency of operation from 5MHz to 80MHz**
  - **Measure fluence to dynamic upset**
  - **Readback configuration serially to monitor upset bits**
  
- **Functional Interrupt**
  - **Monitor upset signature**

# Dynamic Test Circuits



## Device Utilization:

Slices	24%
BRAM	100%

## Device Utilization:


Slices	95%
BRAM	0%

## SEE Test Results

---

- **ZBT SRAMs**
  - **Latch-up observed on all samples at an LET of 60 MeV-cm<sup>2</sup>/mg**
- ***Virtex* FPGA**
  - **No latch-up to an LET of 125 MeV-cm<sup>2</sup>/mg**
  - **Static upset characteristic measured on the FPGA**
  - **Dynamic upset contributions observed**
  - **Configuration register upset mode investigated**

# Virtex FPGA Static SEU Sensitivity



## Comments on Observed SEUs

---

- **Static upset sensitivity varied only slightly across latch types**

	<u><math>L_0</math></u>	<u>Sigma</u>
• CLB	5.0	6.5 E-8
• LUT	1.8	2.1 E-7
• BRAM	1.2	1.6 E-7
• Routing bits	1.2	8.0 E-8

- **Dynamic upsets were observed**
  - **Transient or combinatorial logic upsets observed - adds to cross-section**
  - **Routing bit upsets recorded (8 or more) but did not contribute to functional upset - subtracts from cross-section**
- **Upset in configuration control logic register observed**
  - **Observed threshold LET between 8 and 16 MeV-cm<sup>2</sup>/mg**
  - **Small device cross-section measured at 1 E-5 cm<sup>2</sup> for this mode**
  - **Small probability of occurrence based on measured cross-section**

# On-Orbit SEU Detection and Mitigation

---

- **GEO orbit upset estimate = 4 E-6 upsets per bit day**
- **Detection and recovery of static bit upsets**
  - **Configuration readback feature allows for continuous monitoring for static bit upsets**
  - **Detection and repair is rapid**
  - **Partial reconfiguration capability allows for recovery without interruption of function**
- **Mitigation requires redundancy techniques**
  - **Some redundancy capability on-chip**
  - **Full redundancy requires multiple chip solution**

# Thermal Reliability Considerations

---

- **High pin count packaging combined with high power dissipation results in significant reliability challenges in space**
- **FPGA packaging options include:**
  - **560 pin ceramic Column Grid Array (CGA)**
  - **560 pin plastic Ball Grid Array (BGA)**
- **Potential assembly wear-out due to thermal cycling (TCE mismatch)**
- **Heat dissipates via package top, not the PC board contact**
- **Power dissipation is application dependent up to 7 watts per part**

# Summary

---

- **ZBT SRAMs are TID tolerant but SEL sensitive**
- ***Virtex* FPGAs are SEL immune and TID tolerant**
- **Frequency of upsets can be tolerated with a combination of detection & recovery and system level mitigation**
- **The performance of the *Virtex* FPGA makes it an good candidate for remote sensing applications and allows for reconfigurability on orbit**
- **Thermal considerations are key to long term reliability**