NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

2003 MAPLD Technical Program

Ronald Reagan Building and International Trade Center
Washington, D.C.

September 9-11, 2003

Session F.

Birds of a Feather: Reconfigurable Computing

Wednesday, September 10, 2003
1:45 pm in the Amphitheater

Session Chair:
Alan Hunsberger
National Security Agency

NOTE: This is a special session held during the latter part of the lunch break on Wednesday, September 10, in the Amphitheater.  Lunch will be a buffet and it is recommended that attendees of this special session eat early as food as not permitted in the Amphitheater.  Talks F1 and F2 will be 10 minutes in duration, several other presentations will be made, and there will be a lively discussion.   Papers F1 and F2 will additionally be presented as Poster Papers in Session P.

Paper F1
"Field Programmable Gate Array Implementations of Cellular Automata for Pseudo-Random Number Generation"
Jason C. Isaacs, Robert K. Watkins, and Simon Y. Foo
Florida A&M University
Abstract: isaacs_a2.pdf

Paper F2
"Implementation of Target Recognition Applications Using Pipelined Reconfigurable Hardware"
Ben Levine
Carnegie Mellon University
Abstract: levine_a.pdf, levine_a.doc

Home - NASA Office of Logic Design
Last Revised: August 27, 2003
Digital Engineering Institute
Web Grunt: Richard Katz