2006 MAPLD International Conference
Ronald Reagan Building and International Trade Center
with a session at the Smithsonian National Air and Space Museum
Washington, D.C.
September 26-28, 2006
Session F. Applications: Military & Aerospace II
Thursday, September 28, 2006
Session Chairs:
Robert F. Hodson, NASA Langley Research Center
Coy Kouba, NASA Johnson Space Center
3:45 PM Submission 131
“Application of Low Power, High Density, Gigahertz Speed Commercial FPGA Technology to High Radiation Applications using RADHARD-by-Process Techniques”
Rajit Manohar1, Clinton W. Kelly, IV1, John Lofton Holt1, Chris Liu1, Leonard Rockett2, Dinu Patel2, Steven Danziger2
1Achronix Semiconductor Corporation
2BAE SYSTEMS
Abstract: 131_monohar_a.html4:10 PM Submission 163
"High-Performance FPAAs for Hierarchical Analog System Design"
Hu Huang1, Ji Lou1, Martin Peckerar1, Joseph Bernstein1, and Ari Tuchman2
1University of Maryland
2MakeLink LLC
Abstract: 163_huang_a.html4:35 PM Submission 244
"Reducing Power Consumption of Radiation Mitigated Designs for FPGAs"
Matthew French 1, Michael Wirthlin 2, Paul Graham3
1University of Southern California, Information Sciences Institute
2Brigham Young University
3Los Alamos National Laboratory
Abstract: 244_wang_a.html5:00 PM Submission 113
"Tail Code Key” Parametric Testing for MIL-STD-1553B Bus"
Ofer Hofman
Sital Technology
Abstract: 113_hofman_a.html5:25 - 7:00 PM Reception in Pavillion 7:00 - 10: PM Special Event a the Smithsonian National Air and Space Museum
Invited History Talk: Fred Haise - Apollo 13, Shuttle ALT
2006 MAPLD International Conference Home Page
Home - NASA Office of Logic Design
Last Revised:
February 03, 2010
Web Grunt: Richard Katz